Introduction to VHDL

Prepared by: Eng. Waleed Saad • VHDL is a language for describing digital hardware used by industry worldwide

-VHDL is an acronym for VHSIC (Very High Speed Integrated Circuit) Hardware Description Language

Features of VHDL

- Technology/vendor independent
- Portable
- Reusable

Three versions of VHDL

- VHDL-87 •
- VHDL-93 •
- VHDL-01 •

Design Entity

design entity *entity declaration* architecture 1 architecture 2 architecture 3

Design Entity - most basic building block of a design.

One *entity* can have many different *architectures*.

Entity Declaration

• Entity Declaration describes the interface of the component, i.e. *input* and *output* ports.



Entity declaration – simplified syntax

```
ENTITY entity_name IS

PORT (

port_name : signal_mode signal_type;

port_name : signal_mode signal_type;

.....

port_name : signal_mode signal_type);

END entity_name;
```

Architecture

- Describes an implementation of a design entity.
- Architecture example:

```
ARCHITECTURE model OF nand_gate IS
BEGIN
    z <= a NAND b;
END model;</pre>
```

Architecture – simplified syntax

ARCHITECTURE architecture_name OF entity_name IS
[declarations]
BEGIN
code
END architecture_name;

VHDL Design Styles



Subset most suitable for synthesis

Component and Instantiation (1)

 Named association connectivity (recommended)

```
        component XOR2 is

        port(

        I1 : in STD_LOGIC;

        I2 : in STD_LOGIC;

        Y : out STD_LOGIC

        );

        end component;

        U1: XOR2 port map (I1 => A,

        I2 => B,

        Y => U1_OUT);
```

Component and Instantiation (2)

 Positional association connectivity (not recommended)



Optimal results:

<u>OpSel</u> 00 01 10 11	Function A + B C + D E + F
11	G + H



Port Mode

- In : data flows in this port and can only be read (this is the default mode)
- Out :data flows out this port and can only be written to
- Buffer : similar to Out, but it allows for internal feedback
- Inout : data flow can be in either direction with any number of sources allowed
- Linkage : data flow direction is unknown

Modes and their signal sources



Mode out



Mode out with signal



Mode *buffer*



Data Types

Data Type	Values	Example
Bit	·1','0'	Q<='1';
Bit_vector	(array of bits)	DataOut<="00010101";
Boolean	True, False	EQ<=True;
Integer	-2, -1,0, 1,2, 3,4	Count <= Count + 2;
Real	1.0, -1.0E5	V1 =V2/5.3
Time	1 ua, 7 ns, 100 ps	Q<=T after 6ns;
Character	'a', 'b', '2, '\$', etc.	CharData <= 'X';
String	(Array of characters)	Msg<="MEM:"&Addr

Signals

SIGNAL a : STD_LOGIC;



SIGNAL b : STD_LOGIC_VECTOR(7 DOWNTO 0);



Common VHDL Types

<u>TYPE</u> std_ulogic std_ulogic_vector <u>std_logic</u> <u>std_logic_vector</u> <u>unsigned</u>
<u>boolean</u> character string <u>integer</u> real time

Value

'U', 'X', '0', '1', 'Z', 'W', 'L', 'H', '-' std logic 1164 array of std_ulogic resolved std_ulogic array of std_logic array of std_logic

array of std_logic

true, false 191 / 256 characters array of character -(2³¹ -1) to (2³¹ - 1) -1.0E38 to 1.0E38 1 fs to 1 hr

Origin

std_logic_1164 std_logic_1164 std_logic_1164

numeric std, std logic arith numeric_std, std_logic_arith

<u>standard</u> standard standard standard standard standard





Standard Logic Vectors

SIGNAL a: STD LOGIC; SIGNAL b: STD_LOGIC_VECTOR(3 DOWNTO 0); SIGNAL c: STD_LOGIC_VECTOR(3 DOWNTO 0); SIGNAL d: STD_LOGIC_VECTOR(7 DOWNTO 0); SIGNAL e: STD_LOGIC_VECTOR(15 DOWNTO 0); SIGNAL f: STD_LOGIC_VECTOR(8 DOWNTO 0);

- a <= '1';
- b <= "0000";

- f <= 0"723";

- -- Binary base assumed by default
- c <= B"0000"; -- Binary base explicitly specified
- d <= "0110_0111"; -- You can use '_' to increase readability
- e <= X"AF67"; -- Hexadecimal base

-- Octal base

Vectors and Concatenation

```
SIGNAL a: STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL b: STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL c, d, e: STD_LOGIC_VECTOR(7 DOWNTO 0);
a <= "0000";
b <= "1111";
c <= a & b;
                     -- c = "00001111"
d <= `0' & "0001111"; -- d <= "00001111"
e <= `0' & `0' & `0' & `0' & `1' & `1' &
     11' & 11';
                        -- e <= "00001111"
```

Size and type of target

Operation	Size of Y = Size of Expression
Y <= "10101010" ;	number of digits in literal
Y <= X"AA" ;	4 * (number of digits)
Y <= A ;	A'Length = Length of array A
$Y \leq A$ and B ;	A'Length = B'Length
W <= A > B ;	Boolean
Y <= A + B ;	Maximum (A'Length, B'Length)
Y <= A + 10 ;	A'Length
V <= A * B ;	A'Length + B'Length

Packages operators

Operator	Description	Data type of operands	Data type of result
a ** b a * b	exponentiation multiplication	integer	integer
a/b	division	integer type for constants and	
a + b	addition	array boundaries, not synthesis	
a - b	subtraction		
a & b	concatenation	1-D array,	1-D array
		element	
a = b	equal to	any	boolean
а/=Ъ	not equal to	-	
a < b	less than	scalar or 1-D array	boolean
a <= b	less than or equal to		
a > b	greater than		
a >= b	greater than or equal to		
not a	negation	boolean, std_logic,	same as operand
a and b	and	std_logic_vector	
a or b	or		
a xor b	xor		

Overloaded operators and data types in the IEEE numeric_std package

Overloaded operator	Description	Data type of operands	Data type of result
a * b a + b a - b	arithmetic operation	unsigned, natural signed, integer	unsigned signed
a = b a /= b a < b a <= b a > b a >= b	relational operation	unsigned, natural signed, integer	boolean boolean

Data types conversions

Type conversions between std_logic_vector and numeric data types

Data type of a	To data type	Conversion function/type casting
unsigned, signed signed, std_logic_vector	std_logic_vector unsigned	<pre>std_logic_vector(a) unsigned(a)</pre>
unsigned, std_logic_vector	signed	signed(a)
unsigned, signed natural	integer unsigned	to_integor(a) to_unsigned(a, size)
integer	signed	to_signed(a, size)

_	ll; s6: std_logic_vector(3 downto 0); , u6, u7: unsigned(3 downto 0);
u1 <= s1; not ok u2 <= 5; not ok s2 <= u3; not ok s3 <= 5; not ok	u1 <= unsigned(s1); u2 <= to_unsigned(5,4); s2 <= std_logic_vector(u3); s3 <= std_logic_vector(to_unsigned(5,4));
u4 <= u2 + u1; ok, u5 <= u2 + 1; ok, s5 <= s2 + s1; not ok, s6 <= s2 + 1; not ok,	<pre>s5 <= std_logic_vector(unsigned(s2) + unsigned(s1)); ok s6 <= std_logic_vector(unsigned(s2) + 1); ok</pre>

Packages for Numeric Operations



Unsigned and Signed Types

• Used to represent numeric values:

<u>TYPE</u>	Value	Notes
unsigned	0 to 2 ^N - 1	
signed	- 2 ^(N-1) to 2 ^(N-1) - 1	2's Complement number

• Usage similar to std_logic_vector:



Overloading Examples

```
Signal A uv, B uv, C uv, D uv, E uv : unsigned(7 downto 0) ;
 Signal R sv, S sv, T sv, U sv, V sv : signed(7 downto 0) ;
 Signal J_slv, K_slv, L_slv : std_logic vector(7 downto 0);
                     : signed(8 downto 0) ;
 signal Y sv
 . . .
-- Permitted
A_uv <= B_uv + C_uv ;</td>-- Unsigned + Unsigned = UnsignedD_uv <= B_uv + 1 ;</td>-- Unsigned + Integer = UnsignedE_uv <= 1 + C_uv;</td>-- Integer + Unsigned = Unsigned
R_sv <= S_sv + T_sv ;</td>-- Signed + Signed = SignedU_sv <= S_sv + 1 ;</td>-- Signed + Integer = SignedV_sv <= 1 + T_sv;</td>-- Integer + Signed = Signed
J slv <= K slv + L slv ; -- if using std logic unsigned
 -- Illegal Cannot mix different array types
 -- Solution persented later in type conversions
 -- Y sv <= A uv - B uv ; -- want signed result
```

Conventions

Naming and Labeling (1)

VHDL is <u>not</u> case sensitive

Example:

Names or labels

databus

Databus

DataBus

DATABUS

are all equivalent

Naming and Labeling (2)

General rules of thumb (according to VHDL-87)

- 1. All names should start with an alphabet character (a-z or A-Z)
- 2. Use only alphabet characters (a-z or A-Z) digits (0-9) and underscore (_)
- 3. Do not use any punctuation or reserved characters within a name (!, ?, ., &, +, -, etc.)
- 4. Do not use two or more consecutive underscore characters (__) within a name (e.g., Sel__A is invalid)
- 5. All names and labels in a given entity and architecture must be unique

Free Format

• VHDL is a "free format" language

No formatting conventions, such as spacing or indentation imposed by VHDL compilers. Space and carriage return treated the same way.

Example:

if (a=b) then
or
if (a=b) then
then
or
if (a =
b) then
are all equivalent

Comments

- Comments in VHDL are indicated with
 - a "double dash", i.e., "--"
 - Comment indicator can be placed anywhere in the line
 - Any text that follows in the <u>same</u> line is treated as a comment
 - Carriage return terminates a comment
 - No method for commenting a block extending over a couple of lines

Examples:

-- main subcircuit

Data_in <= Data_bus; -- reading data from the input FIFO

VHDL FAQ

What is the difference between VHDL and Verilog? Can I use VHDL for the analog part of a design? How must I write VHDL to make it synthesizable? How many versions of VHDL are there? Are there any tools to generate VHDL test benches automatically? Are there translators from 'C' to VHDL? I've heard that VHDL is very inefficient for FPGAs. Is that true? Are freeware / shareware VHDL tools available?